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ABSTRACT In this chapter a methodology for the design of VLSI cir-
cuits for image and video coding applications is presented. In each section
a dierent phase of the design procedure is discussed, along with a descrip-
tion of the involved software environments. An example of an area ecient
single-chip implementation of a JPEG coder is presented to illustrate the
methodology.
1 Introduction
To produce an image in digital form, an enormous amount of data is re-
quired. Due to the explosive proliferation of digital images in today's world,
the prodigality of digital image data has three direct economic and tech-
nical implications: a) the storage of digital images demands a signicant
amount of memory media, b) the transmission of digital images requires
long transmission times, c) image processing applications need a large com-
putational power.
In their original form (just after they have been digitized), two images
with the same spatial resolution require exactly the same number of data
(bits) regardless of their information content. For example, an image of
a cloudless sky would require the same number of bits as an image of a
crowd in a stadium, even though the latter contains much more information
than the former. Technically speaking, it is said that the former image
contains a high degree of redundancy, in the sense that, in exchange for
some processing, the same image could be equally described with less data.
The kind of redundancy pointed out in the previous paragraph is only
one among others [1]. Image coding|or compression|is the art or science
of eliminating all possible kinds of redundancies in a digital image, so as to
represent it with the least possible data, while retaining most of the original
information. The same denition is valid for video coding, where another
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and exploitable kind of redundancy is present, given the high degree of
similarity between two successive images in a video sequence.
Several image compression techniques are currently available [2][3]. In
general, the original image is processed with the selected coding algorithm,
to produce a compressed version. Depending on the application, the com-
pressed version is either stored, or transmitted via a communication chan-
nel. Then, when the original image is required, the decoding algorithm is
applied to the compressed version to recover an exact copy of the original
image (lossless compression), or a very good replica (lossy compression). In
eect, to increase the compression eciency, most of the coding algorithms
are allowed to introduce some errors.
In order to produce a compressed (or decompressed) image or video se-
quence, a signicant amount of computational resources are needed. For
some applications, a general purpose personal computer would suce to
execute the coding/decoding algorithms. However, when the process must
be performed in real time, the required computational power might be
so high that it can only be achieved by means of particular VLSI circuits.
These circuits may correspond to special programmable video signal proces-
sors (VSP) of the last generation [4][5], or to application specic integrated
circuits (ASICs). The ASIC solution, towards which the methodology pre-
sented in this chapter is oriented, is essential for particularly demanding
applications such as miniaturized and/or portable equipment.
The process of materializing the mathematical description of an image
compression algorithm into a chip implies the solution of a relatively com-
plex problem. The complete design process extends over many levels of
abstraction; each level requiring the use of dierent methods and technolo-
gies, whose intermediate results should be useful to facilitate the tasks of
the next abstraction level. An eective methodology is thus indispensable
to orchestrate the multiple involved procedures in order to reduce time,
eort and design errors, while constraining the nal result for a particular
feature such as high speed, small area or low power consumption.
The dierent steps of the methodology reported in this chapter are: a)
high-level modeling of the algorithm, b) VLSI architecture design, c) bit-
true level modeling, d) layout design, and e) verication and testing. Fig-
ure 1 shows the process stream of the methodology, along with the sup-
porting software environments. To illustrate the methodology, a case study
consisting of the VLSI implementation of a JPEG coder will be described.
The remainder of this chapter is organized as follows. A brief description
of the JPEG algorithm is presented in section 2. The high level modeling is
described in section 3. The VLSI architectures are presented in section 4.
The bit-true level modeling of the algorithm is described in section 5, and
the layout design is discussed in section 6. Finally, the results are given in
section 7, just before the conclusions in section 8.
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2 JPEG Baseline Algorithm
The Joint Photographic Expert Group (JPEG) algorithm denes an in-
ternational standard for compression of continuous-tone still images. It
species four modes of operation: sequential, progressive, lossless and hier-
archical [6]. Thus, rather than a single image compression method, JPEG
denes a family of application-dependent coding schemes. Among them,
the baseline system of the sequential mode is by far the most used, since it
covers a wide range of applications. It is hence the implementation system
we address in this chapter.
Compressed
image dataOriginal
Image
8x8 pixels
blocks
QuantizerFDCT EntropyCoder
FIGURE 2. Baseline JPEG algorithm.
The baseline sequential JPEG algorithm is depicted in Figure 2. It is a
Discrete Cosine Transform (DCT) -based process which transforms blocks
of 8x8 pixels sequentially from the original image, into 8x8 blocks of co-
ecients in the frequency domain [7]. The goal of this transformation is
to decorrelate the original data and redistribute the signal energy among
only a small set of transform coecients in the low frequency zone. For
illustration, an array of 8x8 pixels, corresponding to a region of the eye in
an image of a person's face, is given in Equation (1.1). The result after a
2-D DCT has been applied to the array x (whose elements are previously
oset by  128, as required by JPEG) is given in Equation (1.2). It can be
seen that most of the energy is concentrated in only a few low frequency
(i.e., the top left corner region) coecients.
x =
2
6
6
6
6
6
6
6
6
6
6
4
77 69 69 70 71 67 67 67
74 70 72 67 64 66 66 65
67 72 68 68 64 66 68 66
65 72 71 71 62 65 69 90
68 76 79 65 61 56 58 99
78 93 95 69 59 56 56 71
73 108 106 92 68 60 60 83
70 105 110 105 90 84 83 102
3
7
7
7
7
7
7
7
7
7
7
5
(1.1)
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X =
2
6
6
6
6
6
6
6
6
6
6
4
 431 25 11  48  3  16 4  6
 52  16 6 40 8 15 0 5
35 9  20 4  5 4  6 0
 18 19 11  2 2  3 6 6
15  26 2  3 11  3 2  1
 1 6  3  2  1 1  5  4
 1 1  4 9  4 2  1 3
 2  1 0  4 4  4  1  1
3
7
7
7
7
7
7
7
7
7
7
5
(1.2)
Based on a psychovisual analysis, a normalization array can be dened.
Its purpose is to quantize those DCT coecients that are visually signicant
with relative short quantization steps, while using large quantization steps
for those coecients which are less important. This large-step quantization,
associated with the energy packing eect of the transformation, results in
general in the zeroing out of many DCT coecients. Equation (1.3) gives
the resulting array Q, when the matrix X in Equation (1.2) has been
quantized by using the normalization matrix given in Equation (1.4) on
page 8.
Q =
2
6
6
6
6
6
6
6
6
6
6
4
 27 2 1  3 0 0 0 0
 4  1 0 2 0 0 0 0
2 1  1 0 0 0 0 0
 1 1 0 0 0 0 0 0
1  1 0 0 0 0 0 0
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
3
7
7
7
7
7
7
7
7
7
7
5
(1.3)
A long sequence of zero-valued coecients can be eectively abridged
by runlength coding. In order to increase the eciency of the runlength
coding, the array of normalized DCT coecients is reordered by follow-
ing a zigzag pattern. The reordering has the eect of producing longer
runs of zeros. The resulting zigzag-reordered, 64-element 1-D array is:
f 27; 2; 4; 2; 1; 1; 3; 0; 1; 1; 1; 1; 1; 2; 0; 0; 0; 0; 0; 1; 0; : : : ; 0g, where
the ellipsis replaces a sequence of 42 zeros.
The top-left coecient (element (0; 0)) of the array X in Equation (1.2),
is called the DC coecient (the remaining 63 coecients are referred to as
AC coecients). Its value represents the (upscaled) average value of the 64
pixels of the original image (this value in Equation (1.2) is negative due
to the oset of  128, as pointed out above). Since the average value of
two adjacent 8x8 blocks of pixels is, with a high probability, very similar, a
straight DPCM (dierential pulse code modulation) scheme can be applied
to the DC coecients, using the DC coecient of the previous coded block
as the prediction value.
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Though the quantization of the DCT coecients is the main mechanism
of data compression (and also of information loss), additional data com-
pression can be obtained by entropy coding the output of the DPCM and
runlength coders. While both Human and arithmetic coding are dened
by the general JPEG standard for the entropy coding stage, the baseline
JPEG algorithm uses Human coding only. This fact presents two impor-
tant advantages: rst, Human coding requires a less complex hardware
implementation; and second, many algorithms on arithmetic coding are
patented, and their commercial implementation, in consequence, requires
the payment of license fees [8].
3 High Level Modeling
A modular high level implementation of the JPEG algorithm is shown in
Figure 3. The top and bottom owgraphs represent the encoder and de-
coder respectively. The runlength coding and DPCM operations, described
in the previous section, were merged into a single module with the Hu-
man coder/decoder (i.e., vhuc/vhud). From an image processing point of
view, this high-level modeling is an application program by itself [9]. Typ-
ical compression ratios of images are around 10, depending on the image
activity and spatial resolution.
In the high level model, each process of the algorithm was implemented
with the C programming language, using oating point precision for the
arithmetic operations. No concerns were raised at this point on issues as
to how the operations will be carried out by the hardware (e.g., hardware
multiplexing, parallel processing, bit-serial architectures, etc.). With re-
spect to our methodology, developing a high level model of an algorithm
allows us to have both a reference and a framework to support the bit-true
level modeling (section 5).
The Khoros software [10] has been chosen as the environment for devel-
oping the high and bit-true level modeling. Due to its user-friendliness and
visual programmable capability, it permits a rapid evaluation of the results
of a given conguration. Each glyph (or icon) in Figure 3 corresponds to
a C program that has been converted into a Khoros routine. The glyph
named images addresses a database and provides the image to be coded.
The glyph put update has the task of displaying the decompressed image.
Both routines are part of the original Khoros software.
The graphical user interface (GUI) of the routine vdct is shown in Fig-
ure 4. Though JPEG species a xed block size of 8x8 pixels, the number
of points of the inherent 1-D DCT has been left as a parameter for experi-
mental purposes. The same GUI is used for both the forward and inverse
2-D DCT.
The GUI of the routine vnorm is shown in Figure 5. It performs the
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FIGURE 4. GUI of the 2-D DCT.
quantization of the 2-D DCT coecients with a normalization array that is
user selectable. By default the normalization array given in Equation (1.4)
has been programmed; it corresponds to the array proposed in Table K.1
in Annex K of reference [11]. The Scale Factor parameter allows the user
to control the compression ratio. The higher the setting of this scale factor
the lower the amount of the resulting compressed image data. This kind
of improvement of the compression ratio (CR) is made to the detriment of
the quality of the reconstructed image. By default, Scale Factor is set to
1, which oers a good compromise: image quality/CR.
N =
2
6
6
6
6
6
6
6
6
6
6
4
16 11 10 16 24 40 51 61
12 12 14 19 26 58 60 55
14 13 16 24 40 57 69 56
14 17 22 29 51 87 80 62
18 22 37 56 68 109 103 77
24 35 55 64 81 104 113 92
49 64 78 87 103 121 120 101
72 92 95 98 112 100 103 99
3
7
7
7
7
7
7
7
7
7
7
5
(1.4)
The vhu routine implements the Human coding. The user is given the
possibility of selecting a Human table customized to the application. By
default, the Human codes proposed in Table K.5 in Annex K of reference
[11] have been programmed.
As the number of new developed Khoros routines grows, it is convenient
to integrate them into a toolbox. This provides a software structure that is
easier to reuse, maintain, document, and distribute [12]. The created IMT
Toolbox, contains the JPEG related routines shown in Figure 3, and some
routines for other methods for image compression.
8
FIGURE 5. GUI of the quantizer.
4 VLSI Architectures
To introduce this section, it is worth making a point regarding the design
owgraph in Figure 1. Although it is not explicitly shown in Figure 1,
there is a bidirectional interaction among the dierent processes. When a
proposed scheme turns out not to be a good solution, the designer should
go back and forth in the design process while exploring other approaches.
The previous remark is particularly pertinent to the design of the VLSI
architectures. Thus, the reader should be aware that the solutions presented
in this section are the result of several evaluations and trade-os.
Taking into consideration the constraints of the target application, a
VLSI architecture for each block in Figure 2 is to be developed. As pointed
out in the introduction, given their associated high data throughput, image
and video coding applications require particular hardware implementations
that operate at high clocking frequencies. If the compression circuits are
intended to be used in portable equipment, then the power consumption is
also of paramount importance.
Even though the relentless advance in the development of new semi-
conductor technologies makes feasible the production of devices that run
faster or consume less power, a good architecture is nevertheless the key
to achieving the specications of a given application. Low power VLSI for
image processing applications is currently a hot research topic. Though it
was an issue that was considered during the design of the architectures
below, the main objective remained the realization of high speed and small
silicon area circuits.
Bit-serial architectures present several advantages [13]: a) the size of
9
bit-serial structures is considerably smaller than their bit-parallel counter-
parts; b) wiring, which in a VLSI circuit requires a large part of silicon
area, is dramatically reduced, since a single wire is required for each input
word; c) communication between bit-serial modules is easier to implement,
and d) bit-serial architectures lead to tightly pipelined structures at the
bit-level, which implies that a maximum clock-rate can be achieved [14].
Thus, whenever it was possible, we have chosen a fully pipelined bit-serial
approach.
In the following paragraphs we describe the VLSI architecture for each
of the main modules of the encoder in Figure 2.
4.1 FDCT
The forward 2-D DCT appropriate for JPEG is dened in [11] as:
X
uv
=
1
4
C
u
C
v
7
X
i=0
7
X
j=0
x
ij
cos[(2i+ 1)u=16] cos[(2j + 1)v=16]; (1.5)
for u; v = 0; 1; : : : ; 7, where C
u
; C
v
= 1=2 for u; v = 0; C
u
; C
v
= 1 otherwise.
X
uv
represents the value of the 2-D DCT coecient at the point (u; v) in
the frequency domain, and x
ij
represents the value of the image pixel at the
point (i; j). Given that the 2-D DCT is separable, it can be reformulated
as two successive 1-D DCTs: the rst one being applied to the rows of the
block of 8x8 pixels, whereas the second is applied to the columns of the
resulting matrix (or to the rows of its transpose) [7]. This decomposition
leads to a simpler hardware implementation.
Using matrix notation, the N-point 1-D DCT X, of an input vector x,
can be expressed as:
X = Ax; (1.6)
where A represents the cosine transformation matrix. For N = 8 (as re-
quired by the JPEG standard) each element of X is obtained by means of
an 8-point inner product of the following form:
X
k
=
7
X
l=0
A
kl
x
l
; for k = 0; 1; : : : ; 7: (1.7)
Distributed arithmetic [15] is appropriate for the calculation of inner
products. It has the interesting property of circumventing all the multipli-
cations, which are elegantly replaced by the less complex addition and shift
operations.
Let us consider the evaluation of the following inner product:
y = ax =
N 1
X
i=0
a
i
x
i
; (1.8)
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where x and a denote an input signal vector and a xed coecient vector,
respectively.
If x
i
is represented as a W
d
bits binary number in 2's complement form,
then it can be expressed as:
x
i
=
W
d
 1
X
j=1
x
ij
2
 j
  x
i0
; (1.9)
where x
ij
represents the jth bit of x
i
. Substituting Equation (1.9) into
(1.8) and interchanging the order of the summations, we obtain:
y =
W
d
 1
X
j=1
"
N 1
X
i=0
a
i
x
ij
#
2
 j
 
N 1
X
i=0
a
i
x
i0
: (1.10)
Let us dene F
j
as:
F
j
=
N 1
X
i=0
a
i
x
ij
; (1.11)
since the coecients a
i
are xed, and x
ij
is a binary number, then any
evaluation of F
j
must be a number among only 2
N
possible values. In a
hardware implementation, these 2
N
values can be simply stored in memory
(e.g., a ROM).
By substituting Equation (1.11) into (1.10), the original expression of
the scalar product of Equation (1.8) can be rewritten as:
y =
W
d
 1
X
j=1
F
j
2
 j
  F
0
; (1.12)
which can be implemented by a ROM for storing the values of F
j
, an
accumulator to implement the sum, and a shifter for executing the multi-
plications by 2
 j
.
The architecture of the 2-D DCT is shown in Figure 6. Each 1-D DCT is
executed by a single, multiplexed, distributed arithmetic processor (DAP)
[16], whose architecture is shown in Figure 7. For the computation of each
of the eight coecients X
k
, in Equation (1.7), the input vector x, is ap-
plied eight consecutive times to the DAP. Each coecient is computed by
using a dierent lookup table. Thus, the ROM depicted in Figure 7, con-
tains eight dierent ROMs which are chosen with the signal Select. The
shift register bank (SRB) in Figure 6 provides the storage and sequential
dataow required for the multiple applications of the input vector.
It turns out that the cosine transformation matrix in Equation (1.6)
presents a symmetry on its even rows and an antisymmetry on its odd
rows. This implies that Equation (1.7) can be rewritten as:
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FIGURE 6. Architecture of the 2-D DCT.
Add/Sub
ROM
Reg.
wc
M
U
X
Select wc
FIGURE 7. Distributed arithmetic processor.
X
k
=
3
X
l=0
A
kl
(x
l
 x
8 l
); for k = 0; 1; : : : ; 7 (1.13)
where the plus sign is used for the even values of k, and consequently,
the minus sign for the odd values. The importance of Equation (1.13) is
evident: the number of multiplications has been halved. In terms of the
DAP's hardware, and in accordance with Equation (1.11), this means that
the size of the DAP's ROMs in Figure 7, can been reduced from 2
N
to 2
N=2
words. For N = 8, eight small ROMs of 16 (instead of 256) words each,
are required. Due to this signicant memory saving, Equation (1.13) was
retained for implementation. The adders/subtractors in Figure 6 perform
the extra additions/subtractions in accordance with Equation (1.13).
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4.2 Quantizer
The second operation of the JPEG coder is the quantization of the 2-D DCT
coecients and it is dened as: Cq
ij
= round(C
ij
=N
ij
) for i; j = 0; 1; :::; 7,
where C
ij
denotes the ij-th element of an 8x8 DCT coecients matrix,
whereas N
ij
denotes the ij-th element of an 8x8 normalization matrix. Re-
formulating the previous equation as Cq
ij
= round(C
ij
 (1=N
ij
)) allows
the replacement of the circuitry of a divisor with that of a simpler multi-
plier. The VLSI architecture of the quantizer is shown in Figure 8. Since the
SHIFT 
ACCUMULATOR
+
Wc
ROM
Wc
FIGURE 8. Architecture of the quantizer.
output of the 2-D DCT processor is bit-serial, a serial-parallel multiplier
was implemented. The parallel input to this multiplier being the output of
a ROM that contains the inverse of the normalization coecients.
4.3 Entropy coder
The last operation of the baseline JPEG algorithm is entropy coding. Its
goal is to increase the compression performance of the encoder by taking
advantage of the statistics from the data at the output of the quantizer.
The entropy coder of JPEG can be better explained by means of an exam-
ple. Let us consider that the zigzag-reordered, 64-element array containing
the quantized DCT coecients, is: A = fa
0
; a
1
; 0; a
3
; 0; 0; 0; a
7
; 0; 0; a
10
; 0;
: : : ; 0g, for a
i
6= 0. The rst operation consists in the DPCM applied to the
DC coecient. Supposing that the value of the DC coecient of the previ-
ous 8x8 pixels block was b
0
, then the DC value to be coded will be: (a
0
 b
0
).
Runlength coding is applied to the AC coecients; its result is a sequence of
2-element arrays (r; a
i
), where r represents the number of zeros preceding a
non-zero a
i
coecient. Thus, after the DPCM and runlength coding, the se-
quence A, becomes: B = f(a
0
  b
0
); (0; a
1
); (1; a
3
); (3; a
7
); (2; a
10
); EOBg,
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where EOB is a special code which indicates that the rest of the values,
until the end of the sequence, are zeros.
For all the possible values that an a
i
coecient can take, dierent cate-
gories C
i
are dened. Each category indicates a range to which the magni-
tude of a
i
belongs. An extra number D
i
is thus needed, in addition to C
i
,
to completely specify the value of a
i
. Each pair of values (r;C
i
) is used to
address a table that contains the Human codes. The splitting operation
of each a
i
into two numbers: C
i
and D
i
, is made in order to reduce the
number of entries in the Human table.
The architecture of the entropy coder is shown in Figure 9. The zigzag
reordering, required prior to the entropy coding, was implemented by a
RAM with dierent read and write sequences. The DPCM and runlength
operations are implemented by means of a subtractor and a zero detection
counter, respectively, plus additional control logic and registers. The ROM
contains the Human codes; since they are inherently of variable length
(minimum 2 bits and maximum 16 bits, for the table that was chosen), a
bit packer [17] has been added at the output of the circuit. The function of
the bit packer is to concatenate consecutive codewords in order to output,
at irregular intervals, words of xed length.
 AC
 DC
mux
DPCM
 Runlength
&
Category
generation 
 Huffman
Codes
(ROM)
 Bit
Packer
(a  - b  )0 0
ai
r
Ci
DiDi
FIGURE 9. Architecture of the entropy coder.
5 Bit-true Level Modeling
The motivation for implementing a bit-true level model, is to assure the
functionality of the architectures, the scheduling, the resource allocation
and to nd the optimum wordlength of the signals and coecients of the
algorithm.
Based on the programming framework of the high level implementation,
a bit-true level model of the baseline JPEG algorithm was built. Each
process of the algorithm was again implemented with C code and converted
into a Khoros routine. However this time, the arithmetic operations are all
carried out in binary arithmetic, modeling accurately the same processing
and dataow as would be executed by the corresponding processors and
architectures described in section 4.
The GUI corresponding to the bit-true level model of the 2-D DCT is
shown in Figure 10. Both rounding and truncation can be modeled. Input
14
FIGURE 10. GUI of the 2-D DCT bit-true level model.
Wordlength refers to the number of bits per pixel required at the input
of the 2-D DCT circuit. The original number of bits of an original image
(e.g., 8 bits for an image of 256 gray levels) might be increased by padding
trailing or leading zeros, to comply with the control signals in bit-serial
structures.
Output Wordlength refers to the number of bits required to represent
the 2-D DCT coecients. As pointed out in section 2, the 2-D DCT is
computed by means of two successive 1-D DCTs. The Intermediate pa-
rameters in Figure 10 refer to the data between the two 1-D DCTs. The
wordlength of the DAP's ROM refers to the number of bits required to rep-
resent the lookup table coecients given by Equation (1.11). In Figure 7
this wordlength is denoted by W
c
.
The Scale parameters are required to x the binary point to the same
position for all the data registers. In general the scale factors are chosen to
be a positive integer power of 2, in order to facilitate the implementation
by means of simple shifts.
The Model pre-additions parameter allows the user to decide whether
the implementation of Equation (1.7) or (1.13) should be modeled. As the
15
adder/subtractors in Figure 6 conrm, this option has been set to Yes, for
our JPEG circuit.
The Oset Binary Coding (OBC) technique allows a binary table to be
reduced from 2
N
to 2
N 1
elements, as explained in [18]. Though this option
was not selected for our circuit (the reduction of a DAP's ROM size from
16 to 8 words was not very signicant, due to the required additional logic
and control), its model was implemented for experimental purposes.
For the 2-D DCT circuit, the optimum DAP's data- and ROM-wordlength
found was 12 and 10 bits respectively. The intermediate input and output
wordlength was evaluated to 12 bits. Simulations showed no dierence in
the results between using rounding or truncation. Thus, truncation mode
was used, due to its simpler implementation.
The simulations of the bit-true level model of the quantizer circuit gave
as a result a ROM wordlength value of 9 bits and an input/output data
wordlength of 12 bits. No bit-true level model was developed for the entropy
coder, due to the fact that the Human coder does not involve arithmetic
operations.
6 Layout Design
By layout design we refer to the translation of the architectures into a
CMOS circuit, which can be characterized by its speed, power consumption,
etc.. Several software environments exist on the market today, to design
circuits at any level (i.e., behavioral, logic, or transistor level). In our case,
we have used the Compass environment [19], which contains a set of tools
that aids the designer during the dierent stages of the circuit development.
When a module of an architecture is highly regular [21], the layout editor
tool was used for developing full custom modules. The layout editor allows
the design of circuits at the transistor level. For highly regular structures,
this does not penalize the time for development since only a few cells have
to be designed. On the other hand, minimum silicon area, minimum power
consumption and high clock frequency circuits are achieved.
For less regular structures, the standard cell approach was applied. A
cell library containing a collection of logic and arithmetic circuits (e.g.,
inverters, ANDs, NORs, latches, ip-ops, adders) are available to the user.
By selection, arrangement and interconnection, the circuit designer is able
to build circuits of higher complexity. The Logic Assistant tool of Compass
is well suited to this task.
Cell compilers were also used during the datapath development of the
JPEG circuit, mainly to generate the RAM for matrix transposition in
Figure 6, and the ROM containing the Human tables [20] of the entropy
coder in Figure 2.
At each hierarchical level of the design, extensive simulations were car-
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ried out with both the Mixed-Mode and SPICE simulators. This allows
verication of the functional correctness of the circuit, and the extraction
of characteristics such as the maximum attainable working frequency.
7 Results
FIGURE 11. JPEG coder circuit.
The layout of the JPEG coder cir-
cuit is shown in Figure 11. The
area of the chip is 4.6 x 3.1 mm
2

14.5 mm
2
. It was implemented in
the 1.2m 5V CMOS CMN12 pro-
cess from VLSI Technology Inc.
On the left part of the layout are
located the SRBs, the quantizer
and the two DAPs. All these cir-
cuits were built with full-custom
layouts, a fact that is reected by
the very small area of the modules.
The reutilization of the basic layout cells was eciently maximized. The
RAM for executing the matrix transposition and the zigzag reordering is
located at the bottom-left corner of the circuit. The Human coder was
realized by using the standard cell approach. It corresponds to the regular
structure composed of rows of cells in the right part of the layout. The two
blocks in the middle of the layout correspond to the ROMs containing the
Human codes tables.
At a clock frequency of 36 MHz, this circuit is able to process 25 CIF
(Common Intermediate Format: 352 x 288 pixels) images per second. Thus,
it is also suitable for motion JPEG (MJPEG) or for the non-recursive
path of the H.261 [22] low-bit rate video coder. With a negligible increase
in the silicon area, this circuit has been modied to feature four power
management modes of operation [23]. Each mode of operation allows the
user to trade image quality for power consumption; an option that can be
very useful in portable multimedia equipment.
7.1 Extensions for Video Coding
Motion JPEG, though formally not supported by any coding standard, rep-
resents one practical solution for DCT-based video coding. That is, if an
available JPEG encoder is fast enough, then one could use it to compress
a video sequence by coding each frame as an independent still image. On
the other hand, a more eective video coding system can be seen as a still
coding scheme, to which a module to reduce the frame-to-frame redundan-
cies has been added. Motion compensation is a very well-suited technique
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for reducing the interframe redundancies, related to the movements of ob-
jects across consecutive frames in a video sequence. For example, in the
standards H.261, MPEG-1 [24] and MPEG-2 [25], the principle is to use
a frame, plus the motion information, as a prediction to the immediately
following frame(s). The prediction error frame|the current frame minus
its prediction frame|is then coded as in a classic DPCM scheme.
The estimation of the motion vectors is the most computationally inten-
sive operation in a video coder. In accordance with architectures that were
discussed in section 4, a bit-serial VLSI architecture for a motion estima-
tion algorithm was reported in [26]. In the frame of the methodology, the
incorporation of the study of the interframe redundancy reduction modules
has to be added, in order to evaluate the implementation of video coding
systems.
8 Conclusions
A semi-custom methodology for the VLSI implementation of image com-
pression systems was reported. The software environments were described
along with an example of the implementation of a JPEG coder circuit.
Though image compression was addressed in this chapter, the methodo-
logy could equally be applied to other image processing applications. The
intermediate results of this methodology can also be used to develop solu-
tions for other kinds of technologies (DSP, FPGA, etc.).
The main objective of the chapter was to give a general overview of
a methodology, and corresponding CAD framework, that transforms an
image processing algorithm into an integrated circuit. Readers unfamiliar
with VLSI circuits are reassured that some of the descriptions and options,
in the previous sections, were not described in detail, due to unavoidable
space limitations. For further descriptions the reader is invited to consult
the given references.
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